



## 1. Features

- n Fast Switching
- n  $R_{DS(ON)}=1.2\Omega(\text{typ.})@V_{GS}=10V$
- n Low Gate Charge Minimize Switching Loss
- n Fast Recovery Body Diode

## 2. Applications

- n Adaptor
- n Choppers
- n SMPS Standby Power

## 3. Symbol



Pin	Function
1	Gate
2	Drain
3	Source

## 4. Ordering Information

Part Number	Package	Brand
KNM63120A	TO-247	KIA

## 5. Absolute maximum ratings

$T_C=25^{\circ}\text{C}$  unless otherwise noted

Parameter	Symbol	Rating	Units
Drain-source voltage	$V_{DSS}$	1200	V
Gate-to-Source Voltage	$V_{GSS}$	$\pm 30$	V
Continuous drain current	$T_C=25^{\circ}\text{C}$	$I_D$	12
	$T_C=100^{\circ}\text{C}$	$I_D$	7
Pulsed Drain Current at $V_{GS}=10\text{V}$ <sup>2,4)</sup>	$I_{DM}$	48	A
Single pulse avalanche energy	$E_{AS}$	700	mJ
Peak Diode Recovery $dv/dt$ <sup>3)</sup>	$dv/dt$	5.0	V/ns
Power dissipation	$P_D$	380	W
Derate above $25^{\circ}\text{C}$		3.04	W/ $^{\circ}\text{C}$
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	$T_L$ $T_{PAK}$	300 260	$^{\circ}\text{C}$
Operating junction and storage temperature range	$T_J, T_{STG}$	-55 to 150	$^{\circ}\text{C}$

Caution: Stresses greater than those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device.

## 6. Thermal characteristics

Parameter	Symbol	Rating	Unit
Thermal resistance junction-case	$R_{\theta JC}$	0.329	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^{\circ}\text{C}/\text{W}$

## 7. Electrical characteristics

(T<sub>J</sub>=25°C unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-source breakdown voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	1200	-	-	V
Drain-source leakage current	I <sub>DSS</sub>	V <sub>DS</sub> =1200V, V <sub>GS</sub> =0V	-	-	10	uA
		V <sub>DS</sub> =960V, T <sub>C</sub> =125°C			250	
Gate-source forward leakage	I <sub>GSS</sub>	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V	-	-	±100	nA
Drain-source on-resistance <sup>3)</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =6A	-	1.2	1.4	Ω
Gate threshold voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	2.5	-	4.5	V
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =15V, I <sub>D</sub> =6A	-	15	-	S
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V f=1MHz	-	3300	-	pF
Reverse transfer capacitance	C <sub>rss</sub>		-	48	-	pF
Output capacitance	C <sub>oss</sub>		-	305	-	pF
Total gate charge	Q <sub>g</sub>	V <sub>DD</sub> =600V, I <sub>D</sub> =6A V <sub>GS</sub> =0~10V	-	80	-	nC
Gate-source charge	Q <sub>gs</sub>		-	19	-	nC
Gate-drain charge	Q <sub>gd</sub>		-	36	-	nC
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DD</sub> =600V, V <sub>GS</sub> =15V, R <sub>G</sub> =4.7Ω, I <sub>D</sub> =6A		16		ns
Rise time	t <sub>r</sub>			10		ns
Turn-off delay time	t <sub>d(off)</sub>			52		ns
Fall time	t <sub>f</sub>			34		ns
Continuous Source Current <sup>2)</sup>	I <sub>SD</sub>	Integral PN-diode in MOSFET			12	A
Pulsed Source Current <sup>2)</sup>	I <sub>SM</sub>		-	-	48	
Diode forward voltage	V <sub>SD</sub>	I <sub>S</sub> =12A, V <sub>GS</sub> =0V,	-	-	1.5	V
Reverse Recovery Time	t <sub>rr</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =12A, dI <sub>F</sub> /dt=100A/μs	-	1400	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	18	-	uC

Note:

- 1) T<sub>J</sub>=+25°C to +150°C.
- 2) Silicon limited current only.
- 3) Package limited current.
- 4) Repetitive rating; pulse width limited by maximum junction temperature.
- 5) Pulse width ≤ 380μs; duty cycle ≤ 2%.

**8. Typical operating characteristics**




Figure 1, Output Characteristics




Figure 2, Output Characteristics




Figure 3,  $R_{DS(ON)}$  vs Junction Temperature




Figure 4, Transfer Characteristics




Figure 5, Gain vs Drain Current




Figure 6, Capacitance vs Drain-to-Source Voltage




Figure 7, Gate Charge vs Gate-to-Source Voltage




Figure 8, Reverse Drain Current vs Source-to-Drain Voltage




Figure 9, Forward Safe Operating Area




Figure 10, Maximum Forward Safe Operating Area




Figure 11, Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration

**9. Test Circuits and Waveforms**




Fig. 1.1 Peak Diode Recovery  $dv/dt$  Test Circuit




Fig. 1.2 Peak Diode Recovery  $dv/dt$  Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3. 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms