



1. Features

- Advanced Planar Process
- $R_{DS(ON)}=0.75\Omega$ (typ.)@ $V_{GS}=10V$
- Low Gate Charge Minimize Switching Loss
- Rugged Polysilicon Gate Structure

2. Applications

- BLDC Motor Driver
- Electric Welder
- High Efficiency SMPS

3. Symbol



Pin	Function
1	Gate
2	Drain
3	Source

4. Ordering Information

Part Number	Package	Brand
KNM6390A	TO-247	KIA

5. Absolute maximum ratings

T_C=25°C unless otherwise noted

Parameter	Symbol	Rating	Units
Drain-source voltage	V _{DSS}	900	V
Gate-to-Source Voltage	V _{GSS}	±30	V
Continuous drain current	T _C =25°C	I _D	A
	T _C =100°C	I _D	A
Pulsed Drain Current at V _{GS} =10V ^{2,4)}	I _{DM}	48	A
Single pulse avalanche energy	E _{AS}	1200	mJ
Peak Diode Recovery dv/dt ³⁾	dv/dt	5.0	V/ns
Power dissipation	P _D	175	W
Derate above 25°C		1.4	W/°C
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T _L T _{PAK}	300 260	°C
Operating junction and storage temperature range	T _J , T _{STG}	-55 to 150	°C

Caution: Stresses greater than those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device.

6. Thermal characteristics

Parameter	Symbol	Rating	Unit
Thermal resistance junction-case	R _{θJC}	0.714	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	55	°C/W

7. Electrical characteristics

($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	900	-	-	V
Drain-source leakage current	I_{DSS}	$V_{\text{DS}}=900\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	uA
		$V_{\text{DS}}=720\text{V}, T_C=125^\circ\text{C}$			125	
Gate-source forward leakage	I_{GSS}	$V_{\text{GS}}=\pm 30\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain-source on-resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=6\text{A}$	-	0.75	1.0	Ω
Gate threshold voltage	$V_{\text{GS}(\text{TH})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.0	-	4.0	V
Forward Transconductance	g_{fs}	$V_{\text{DS}}=25\text{V}, I_{\text{D}}=6\text{A}$	-	32	-	S
Input capacitance	C_{iss}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}$ $f=1\text{MHz}$	-	3002	-	pF
Reverse transfer capacitance	C_{rss}		-	75	-	pF
Output capacitance	C_{oss}		-	248	-	pF
Total gate charge	Q_g	$V_{\text{DD}}=450\text{V}, I_{\text{D}}=12\text{A}$ $V_{\text{GS}}=0\sim 10\text{V}$	-	84	-	nC
Gate-source charge	Q_{gs}		-	17	-	nC
Gate-drain charge	Q_{gd}		-	33	-	nC
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=450\text{V}, V_{\text{GS}}=10\text{V},$ $R_{\text{G}}=10\Omega, I_{\text{D}}=12\text{A}$		26		ns
Rise time	t_r			80		ns
Turn-off delay time	$t_{\text{d}(\text{off})}$			66		ns
Fall time	t_f			78		ns
Continuous Source Current ²⁾	I_{SD}	Integral PN-diode in MOSFET			12	A
Pulsed Source Current ²⁾	I_{SM}		-	-	48	
Diode forward voltage	V_{SD}	$I_{\text{S}}=12\text{A}, V_{\text{GS}}=0\text{V},$	-	-	1.5	V
Reverse Recovery Time	t_{rr}	$V_{\text{GS}}=0\text{V}, I_{\text{F}}=12\text{A},$ $dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$ ⁴⁾	-	550	-	nS
Reverse Recovery Charge	Q_{rr}		-	4.5	-	nC

Note:

- 1) $T_J=+25^\circ\text{C}$ to $+150^\circ\text{C}$
- 2) Silicon limited current only.
- 3) Package limited current.
- 4) Repetitive rating; pulse width limited by maximum junction temperature.
- 5) Pulse width $\leq 380\text{us}$; duty cycle $\leq 2\%$.

8. Typical operating characteristics





Figure 4. Typical Output Characteristics





Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current




Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability




Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




Figure 11. Typical Breakdown Voltage vs Junction Temperature




Figure 13. Maximum Forward Bias Safe Operating Area




Figure 12. Typical Threshold Voltage vs Junction Temperature





Figure 14. Typical Body Diode Transfer Characteristics



9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3.1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms